**DOCKET NO.:** LUTR-0241/03-055 P2 **PATENT** 

**Application No.:** 10/824,248

Notice of Compliant Dated: November 29, 2007

## REMARKS

This corrected reply is submitted in response to the Notice Of Non-Compliant Amendment dated November 29, 2007. Claim status identifiers are corrected herein. Please replace the previous reply filed on September 12, 2007, in its entirety, with the instant corrected reply.

In summary, claims 1-69 are pending. Claims 1-24, 26-36, and 38-69 previously have been withdrawn in a response to previous restriction requirements. Claims 25 and 37 are rejected under 35 U.S.C. § 102. Applicant traverses all rejections. Claims 25 and 37 are amended. These amendments are made to more particularly point out and distinctly claim the subject matter of the invention, and not for reasons of patentability. Claims 70-92 are newly added. No new matter is added. Support for the amendments are found throughout Applicant's application, for example, see paragraph 0036. Support for newly added claims 70-92 can be found at paragraphs 0024, 0028, 0032, 0033, 0037, 0038, and 0043-0046.

## Information Disclosure Statements

Upon receipt of the instant Office Action, it was noticed that three references cited in an Information Disclosure Statements (IDS) previously submitted on June 28, 2005 have not been indicated as having been considered by the Examiner. Specifically, the three references are: U.S. Patent Number 5,252,894 (IDS reference number 21), issued to Bank *et al.*, U.S. Patent Number 6,310,440 (IDS reference number 22), issued to Lansing *et al.*, and U.S. Patent Application Publication Number 2002/0158591 (IDS reference number 23), in the name of Ribarich *et al.*. It is requested that Examiner provide an indication that the three references have been considered.

## Claim Rejections - 35 U.S.C. § 102

Claims 25 and 37 are rejected under 35 U.S.C. § 102(b) as being anticipated by U.S. Patent No. 6,794,830, issued to Lansing *et al.* (hereinafter referred to as "Lansing *et al.*").


**DOCKET NO.:** LUTR-0241/03-055 P2

**Application No.:** 10/824,248

Notice of Compliant Dated: November 29, 2007

Lansing *et al.* neither discloses nor suggests "a microprocessor ... directly controlling said inverter," as recited in claims 25 and 37. As defined in paragraph 0036 of the present invention, a microprocessor *directly* controls the inverter of a ballast by providing a digital signal to the inverter switches, where "the duty cycle and the frequency of this signal are substantially the same as the resulting duty cycle and frequency of the inverter".

As shown in Figure 21 of Lansing *et al.* (reproduced herein), the microcontroller 24 does not directly control an inverter. The microcontroller 24 is coupled to the ballast control IC 420, which drives the MOSFETs 405, 406 of the inverter.



The ballast control IC of Lansing *et al.* is a "MOSFET driver" (column 16, lines 63-67). Lansing *et al.* teaches that the control IC 240 is part of a "conventional ballast" (column 17, lines 1-3). One having ordinary skill in the art would recognize that a "MOSFET driver" of a "conventional ballast" at the time of Lansing *et al.* converts the control signal provided by the microcontroller 24 into appropriate control signals for driving the MOSFETs 405, 406 of the inverter. Accordingly, the operating frequency and the duty cycle of the MOSFETs 405, 406 of the inverter are not substantially the same as the operating frequency and the duty cycle of the control signal provided by the microcontroller 24. Thus,

**DOCKET NO.:** LUTR-0241/03-055 P2 **PATENT** 

**Application No.:** 10/824,248

Notice of Compliant Dated: November 29, 2007

the microcontroller 24 does not "directly" control the inverter as is required by claims 25 and 37.

The control signal provided by the microcontroller 24 to the control IC 240 is also provided to the other ballasts as shown in Figure 21. One having ordinary skill in the art would recognize that a control signal for "directly" controlling the switches of the inverter could not be used to control the inverter of another ballast. In order to "directly" control the inverter, the microprocessor must execute a closed-loop control algorithm responsive to the internal operational values of the ballast, which are dependent upon the type and wattage of the lamp attached to the ballast. In other words, a microprocessor in a first ballast cannot properly control the MOSFETs of the inverter in another ballast.

Additionally, there is no disclosure in Lansing *et al.* that the control output for other ballasts includes "a ballast configuration" as is required of the message of claims 25 and 37.

Accordingly, because Lansing *et al.* neither discloses nor suggests "a microprocessor directly controlling said inverter," it is requested that the rejection, under 35 U.S.C. § 102, of claims 25 and 37 be reconsidered and withdrawn.

**DOCKET NO.:** LUTR-0241/03-055 P2 **PATENT** 

**Application No.:** 10/824,248

Notice of Compliant Dated: November 29, 2007

## **CONCLUSION**

In view of the foregoing arguments and remarks, it is submitted that this application is in condition for allowance. Reconsideration of this application and an early Notice of Allowance are requested. In the event that the Examiner cannot allow this application for any reason, the Examiner is encouraged to contact the undersigned attorney to discuss resolution of any remaining issues.

Date: February 28, 2008 /Joseph F. Oriti/

Joseph F. Oriti Registration No. 47,835

Woodcock Washburn LLP Cira Centre 2929 Arch Street, 12th Floor Philadelphia, PA 19104-2891 Telephone: (215) 568-3100

Facsimile: (215) 568-3439